



<b>COURSE CONTENT:</b>		
<b>UNIT I</b>	<b>CMOS TECHNOLOGY</b>	<b>9</b>
An Overview of silicon semiconductor technology, Basic CMOS technology: n Well, P Well, Twin Tub and SOI process. Circuit Elements : Resistors, Capacitors, EAROM. Latch Up and Prevention. Layout Design rules, Stick Diagram, Physical Design : Basic Concepts, CAD tools. Physical Design of logic gates : inverter, NAND, NOR, Design hierarchies.		
<b>UNIT II</b>	<b>CMOS CHIP DESIGN</b>	<b>9</b>
Logic Design with CMOS : MOSFETS as switches, Basic logic gates in CMOS and Complex logic gates. Transmission gates : Muxes and latches. CMOS chip design options : full custom ASIC'S, semi custom ASIC and programmable ASIC. Programmable logic structures : 22V10, programming PAL's, Programmable interconnect Reprogrammable GA : Xilinx programmable GA, Features and internal structure of CPLDs, FPGAs, designing with CPLDs and FPGAs. Introduction to IC floor planning and testing, ASIC Design flow.		
<b>UNIT III</b>	<b>CMOS TESTING</b>	<b>9</b>
Need for testing , manufacturing test principles, Design strategies for test : design for testability, combinational logic testing, sequential logic testing, fault model types, ATPG, Boundary scan test, built in self test, DFT schemes. Chip level and system level test techniques.		
<b>UNIT IV</b>	<b>SYNCHRONOUS DESIGN USING PROGRAMMABLE DEVICES</b>	<b>9</b>
EPROM to realize a sequential circuit, Programmable logic devices : ROM, PLA, PAL, PLD and DESIGN, designing a synchronous sequential circuit using a GAL, realization state machine using PLD, FPGA : introduction, Switching matrix , FPGA Xilinx 2000 , Xilinx 3000.		
<b>UNIT V</b>	<b>SPECIFICATION USING VERILOG HDL</b>	<b>9</b>
Basic concepts, language features, VLSI design flow, identifiers, arrays, instances, value set, ports, gate delays. Types of Verilog description – structural gate level RTL, data flow RTL and structural and behavioral RTL descriptions structural gate level RTL : Half adder , Full adder , Ripple carry adder, Multiplexer, encoder, decoder, comparator, equality detector, D-latch, D Flip Flop, JK flip flop. Data flow RTL : Operators, Combinational logic and sequential logic examples. structural and behavioral RTL : Delays and Timing controls ,Procedural assignments and conditional assignments, Multiplexer, Combinational logic and sequential logic examples.		
<b>TOTAL: 45 PERIODS</b>		
<b>TEXT BOOKS:</b>		
<ol style="list-style-type: none"> <li>1. Weste &amp; E Shraghian : Principles of CMOS VLSI Design ( 2 / e ) Addison Wesley, 1993 for Unit I to Unit II.</li> <li>2. Samir Palnitkar, Verilog HDL – Guide to digital design and synthesis, III edition , Pearson Education, 2003 for Unit V</li> </ol>		
<b>REFERENCE BOOKS:</b>		
<ol style="list-style-type: none"> <li>1. Weste &amp; E Shraghian : Principles of CMOS VLSI Design ( 2 / e ) Addison Wesley, 1993 for Unit I to Unit II.</li> <li>2. Samir Palnitkar, Verilog HDL – Guide to digital design and synthesis, III edition , Pearson Education, 2003 for Unit V</li> </ol>		

